Download Now

Cadence SPB OrCAD 16.60.073 Hotfix
Cadence SPB OrCAD 16.60.073 Hotfix | 1.85GB


Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released update (HF69) for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.

This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry's first electrical CAD team collaboration environment for PCB design using WeiRuan-->WeiRuan SharePoint technology.

DATE: 06-24-2016 HOTFIX VERSION: 073
=======================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
=======================
1570032 ALLEGRO_EDITOR GRAPHICS Issue with 3D View
1582103 ALLEGRO_EDITOR PADS_IN PADS Library Import creates additional filled shape not present in source data
1590954 ORBITIO ALLEGRO_SIP_IF import of brd file fails with "Undefined argument" error
1591223 CONCEPT_HDL CORE Variant information does not display on lower level schematic

DATE: 06-3-2016 HOTFIX VERSION: 072
=======================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
=======================
1546151 CONCEPT_HDL CORE Add port, Genview, move pin on block - the pin name disappears
1566274 RF_PCB FE_IFF_IMPORT RF-PCB -> Import IFF crashes in DE-HDL
1573039 ALLEGRO_EDITOR INTERFACES IDX returns control to the general interface prematurely during an incremental IDX export
1573127 CONCEPT_HDL COPY_PROJECT copyproject creates incorrect view_pcb entry
1577381 CONCEPT_HDL CORE ERROR(SPCOCN-2128): The NetGroup structure does not match the PortGroup structure
1580891 SCM REPORTS Dsreportgen crashes on different scenarios
1582863 CONCEPT_HDL CORE Generate View creates non existent ports
1584317 CONCEPT_HDL CORE When packager fails, no option to open pxl.log file from design sync window.

About Cadence Design Systems, Inc.

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

Name: Cadence SPB OrCAD
Version: (64bit) SPB16.60 b071 Hotfix
Home: www.cadence.com
Interface: english
OS: ShiChuang XP / Vista / Seven
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.068 - 17.20


Direct Download

Tags: Cadence, Hotfix

Comments
Name:*
E-Mail:*
Add Comments:
Enter Code: *