Cadence SPB OrCAD 16.60.044 Hotfix | 1.1 Gb
Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released an hotfix 44 for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.
This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry's first electrical CAD team collaboration environment for PCB design using WeiRuan-->WeiRuan SharePoint technology.
CCRID PRODUCT PRODUCTLEVEL2 TITLE
1342021 SCM OTHER The net NC is inadvertently attached to the physical net name PV_CT_P_PIN_SPIADC_CS1
1343064 SIG_INTEGRITY CIRCUIT_BUILDER Estimated crosstalk simulation result is incorrect.
1363621 CONCEPT_HDL CORE The Variant Comparison BOM report needs the variants to be sorted alphanumerically
1366388 ALLEGRO_EDITOR INTERFACES With SeparateSlotHoleLegend set to yes, generate NC Drill legend and export to DXF; slot hole figures are not exported
1366412 ALLEGRO_EDITOR INTERACTIV Allegro hangs when deleting lines after the delete by rectangle command is used
1367426 F2B DESIGNVARI Variant Overlay Options do not store default color
1367636 CONCEPT_HDL CORE In DE-HDL ShiChuang mode, the up/down arrow keys do not work as in previous ISRs
1368436 ALLEGRO_EDITOR EDIT_ETCH After 'wirebond unlock' and edit/move of die, wires are lost
1370555 CONCEPT_HDL CONSTRAINT_MGR The Select command crashes the application
1371173 SIP_LAYOUT SHAPE Shape to Route Keepout Spacing false errors
1371766 CONSTRAINT_MGR OTHER User-defined property value not transferred to Constraint Manager
1375239 ALLEGRO_EDITOR INTERFACES Export Step Models Height issue
1375360 SIP_LAYOUT IC_IO_EDITING symed: "no available buffer identifiers" error after many moves and aligns of drivers
1375611 CONCEPT_HDL OTHER DE-HDL crashes on running Save Hierarchy command
1377437 APD STREAM_IF After running Stream Out, some of the offset pads are shifted and it is causing shorts.
About Cadence Design Systems, Inc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Name: Cadence SPB OrCAD
Version: (32bit) 16.60.044 Hotfix
OS: ShiChuang XP / Vista / Seven
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.043
Size: 1.1 Gb
Special Thanks 0mBrE